


# N-CHANNEL ENHANCEMENT-MODE POWER MOSFET

Low gate-charge Simple drive requirement Fast switching



**BV**<sub>DSS</sub> 30V **12m**Ω R<sub>DS(ON)</sub> 45A  $I_{D}$ 

## Description

The SSM60T03H is in a TO-252 package, which is widely used for commercial and industrial surface mount applications, and is well suited for low voltage applications such as DC/DC converters. The through-hole version, the SSM60T03J in TO-251, is available for low-footprint vertical mounting. These devices are manufactured with an advanced process, providing improved on-resistance and switching performance. The devices have a maximum junction temperature rating of 175°C for improved thermal margin and reliability.

	R	
G	DS	TO-252 (H)

G

D

TO-251 (J)

### **Absolute Maximum Ratings**

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	30	V
$V_{GS}$	Gate-Source Voltage	±20	V
I <sub>D</sub> @ T <sub>C</sub> =25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	45	A
I <sub>D</sub> @ T <sub>C</sub> =100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	32	A
I <sub>DM</sub>	Pulsed Drain Current <sup>1</sup>	120	А
P <sub>D</sub> @T <sub>C</sub> =25°C	Total Power Dissipation	44	W
	Linear Derating Factor	0.352	W/°C
E <sub>AS</sub>	Single Pulse Avalanche Energy <sup>3</sup>	29	mJ
T <sub>STG</sub>	Storage Temperature Range	-55 to 175	°C
TJ	Operating Junction Temperature Range	-55 to 175	°C

#### **Thermal Data**

Parameter	Max.	Units
Thermal Resistance Junction-case	3.4	°C/W
Thermal Resistance Junction-ambient	110	°C/W
www.SiliconStandard.com	*0	neether 1 o
	WWW.Dar	
	Thermal Resistance Junction-case Thermal Resistance Junction-ambient www.SiliconStandard.com	Thermal Resistance Junction-case       3.4         Thermal Resistance Junction-ambient       110         www.SiliconStandard.com       0

8/16/2004 Rev.2.1



# Electrical Characteristics @ T<sub>j</sub>=25°C (unless otherwise specified)

		T LO IVI		-		
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	30	-	-	V
$\Delta$ BV $_{ m DSS}/\Delta$ T j	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I⊳=1mA	-	0.026	-	V/°C
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =20A	-	-	12	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =15A	-	-	25	mΩ
$V_{GS(th)}$	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	1	-	3	V
g <sub>fs</sub>	Forward Transconductance <sup>2</sup>	V <sub>DS</sub> =10V, I <sub>D</sub> =10A	-	25	-	S
I <sub>DSS</sub>	Drain-Source Leakage Current (T <sub>i</sub> =25ºC)	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V	-	-	1	uA
	Drain-Source Leakage Current (Tj=175°C)	V <sub>DS</sub> =24V ,V <sub>GS</sub> =0V	-	-	250	uA
I <sub>GSS</sub>	Gate-Source Leakage	V <sub>GS</sub> = ± 20V	-	-	±100	nA
Q <sub>g</sub>	Total Gate Charge <sup>2</sup>	I <sub>D</sub> =20A	-	11.6	-	nC
$Q_{gs}$	Gate-Source Charge	V <sub>DS</sub> =24V	-	3.9	-	nC
$Q_{gd}$	Gate-Drain ("Miller") Charge	V <sub>GS</sub> =4.5V	-	7	-	nC
t <sub>d(on)</sub>	Turn-on Delay Time <sup>2</sup>	V <sub>DS</sub> =15V	-	8.8	-	ns
t <sub>r</sub>	Rise Time	I <sub>D</sub> =20A	-	57.5	-	ns
t <sub>d(off)</sub>	Turn-off Delay Time	R <sub>G</sub> =3.3Ω, V <sub>GS</sub> =10V	-	18.5	-	ns
t <sub>f</sub>	Fall Time	R <sub>D</sub> =0.75Ω	-	6.4	-	ns
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V	-	1135	-	рF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =25V	-	200	-	рF
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1.0MHz	-	135	-	рF

## **Source-Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
$V_{SD}$	Forward On Voltage <sup>2</sup>	I <sub>S</sub> =45A, V <sub>GS</sub> =0V	-	-	1.3	V
trr	Reverse Recovery Time	I <sub>S</sub> =20A, V <sub>GS</sub> =0V,	-	23.3	I	ns
Qrr	Reverse Recovery Charge	dI/dt=100A/µs	-	16	-	nC

#### Notes:

1.Pulse width limited by safe operating area. 2.Pulse width  $\leq$ 300us , duty cycle  $\leq$ 2%. 3.V<sub>DD</sub>=25V , L=100uH , R<sub>G</sub>=25 $\Omega$  , I<sub>AS</sub>=24A.






Fig 1. Typical Output Characteristics






Fig 3. On-Resistance vs. Gate Voltage








Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Junction Temperature






Fig 6. Gate Threshold Voltage vs. Junction Temperature










Fig 9. Maximum Safe Operating Area




Fig 8. Typical Capacitance Characteristics






Fig 10. Effective Transient Thermal Impedance








Fig 12. Gate Charge Circuit



Information furnished by Silicon Standard Corporation is believed to be accurate and reliable. However, Silicon Standard Corporation makes no guarantee or warranty, express or implied, as to the reliability, accuracy, timeliness or completeness of such information and assumes no responsibility for its use, or for infringement of any patent or other intellectual property rights of third parties that may result from its use. Silicon Standard reserves the right to make changes as it deems necessary to any products described herein for any reason, including without limitation enhancement in reliability, functionality or design. No license is granted, whether expressly or by implication, in relation to the use of any products described herein or to the use of any information provided herein, under any patent or other intellectual property rights of Silicon Standard Corporation or any third parties.

8/16/2004 Rev.2.1

www.SiliconStandard.com